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T-count Optimized Design of Quantum Integer
Multiplication
Edgard Mun˜oz-Coreas, Himanshu Thapliyal
Abstract—Quantum circuits of many qubits are extremely
difficult to realize; thus, the number of qubits is an important
metric in a quantum circuit design. Further, scalable and reliable
quantum circuits are based on Clifford + T gates. An efficient
quantum circuit saves quantum hardware resources by reducing
the number of T gates without substantially increasing the
number of qubits. Recently, the design of a quantum multiplier
is presented by Babu [1] which improves the existing works in
terms of number of quantum gates, number of qubits, and delay.
However, the recent design is not based on fault-tolerant Clifford
+ T gates. Also, it has large number of qubits and garbage
outputs. Therefore, this work presents a T-count optimized
quantum circuit for integer multiplication with only 4 · n + 1
qubits and no garbage outputs. The proposed quantum multiplier
design saves the T-count by using a novel quantum conditional
adder circuit. Also, where one operand to the controlled adder
is zero, the conditional adder is replaced with a Toffoli gate
array to further save the T gates. To have fair comparison
with the recent design by Babu and get an actual estimate of
the T-count, it is made garbageless by using Bennett’s garbage
removal scheme. The proposed design achieves an average T-
count savings of 47.55% compared to the recent work by Babu.
Further, comparison is also performed with other recent works by
Lin et. al. [2], and Jayashree et. al.[3]. Average T-count savings
of 62.71% and 26.30 % are achieved compared to the recent
works by Lin et. al., and Jayashree et. al., respectively.
I. INTRODUCTION
Among the emerging computing paradigms, quantum com-
puting appears to be promising due to its applications in
number theory, encryption, search and scientific computation
[4] [5] [6] [7] [8] [9]. Quantum circuits for integer arithmetic
operations such as addition, subtraction and multiplication
are required in the quantum circuit implementations of many
quantum algorithms in these areas. Thus, researchers have in-
cluded dedicated libraries of basic quantum integer arithmetic
functions for use in quantum programming languages such as
Quipper and LIQUi and in quantum computing design tools
such as those proposed in [10] [11] [12] and [13].
Quantum circuits do not lose information during computa-
tion and quantum computation can only be performed when
the system consists of quantum gates. Thus, in any Quantum
circuit there is a one-to-one mapping between the input and
output vectors. Any constant inputs in the quantum circuit
are called ancillae. Garbage output refers to any output which
exists in the quantum circuit to preserve one-to-one mapping
but is not one of the primary inputs nor a useful output. The
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inputs regenerated at the outputs are not considered garbage
outputs [14]. Ancillae and garbage outputs are circuit overhead
that need to be minimized.
The fault tolerant implementation of quantum circuits is
gaining the attention of researchers because physical quantum
computers are prone to noise errors [15] [16] [17] [18]. Fault
tolerant implementations of quantum gates and quantum error
correcting codes can be used to overcome the limits imposed
by noise errors in implementing quantum computing [16]
[19]. Recently, researchers have implemented quantum logic
gates such as the controlled phase gate, controlled square-
root-of-not gate, Toffoli gate, Fredkin gate and quantum full
adder with the fault tolerant Clifford + T gate set due to its
demonstrated tolerance to noise errors [20] [21]. However, the
increased tolerance to noise errors comes with the increased
implementation overhead associated with the quantum T gate
[19] [21]. Because of the increased cost to realize the T gate,
T-count has become an important performance measure for
fault tolerant quantum circuit design [19] [22].
The design of quantum integer multiplication circuits has
received notable attention in the literature. Garbage-less de-
signs such as those in [23], [2] have significant T gate costs.
Other works such as the recent design in [1] present T gate
efficient designs but do not include the additional ancillae
and T gate costs from eliminating garbage outputs in the
cost calculations. As a result, the total quantum circuit may
end up requiring n extra qubits and the actual T gate cost
may end up being doubled. While the integer multiplication
circuits presented in existing works such as [2] and [1] are
interesting designs, these integer multipliers have a significant
gate overhead in terms of T-count. In this work, we present
the design of a quantum integer multiplication circuit that is
garbageless, requires 4 · n+ 1 qubits and is optimized for T-
count. The quantum integer multiplication circuit is based on
a proposed quantum conditional addition circuit with no input
carry that that is garbageless and optimized for T- count. The
proposed quantum integer multiplication circuit based on our
proposed design is compared and is shown to be better than
existing designs of quantum integer multiplication circuit in
terms of T-count.
This paper is organized as follows. Section II presents
background information on the Clifford + T fault tolerant
quantum gate family, defines the T-count performance mea-
sure, presents the algorithm that that the proposed quantum
integer multiplication circuit is based on and describes the
Bennett’s garbage removal scheme. In section III the design
of the proposed quantum conditional addition circuit with no
input carry is discussed. The design of the proposed quantum
2integer multiplication circuit is presented in section IV.
II. BACKGROUND
Type of Gate Symbol Matrix
Not gate N
[
0 1
1 0
]
Hadamard gate H 1√
2
[
1 1
1 −1
]
T gate T
[
1 0
0 ei.
pi
4
]
T gate Hermitian transpose T †
[
1 0
0 e−i.
pi
4
]
Phase gate S
[
1 0
0 i
]
Phase gate Hermitian transpose S†
[
1 0
0 −i
]
Feynman gate C


1 0 0 0
0 1 0 0
0 0 1 0
0 0 0 1


TABLE I: The Clifford + T gate set
• T • • T † •
• = T • T † T † •
H T • T • H
Fig. 1: The Toffoli gate and its fault tolerant Clifford + T
gate implementation [21]. This fault tolerant Clifford + T gate
implementation of the Toffoli gate has a T-count of 7.
A. Quantum Gates
Fault tolerant implementation of quantum circuits is gain-
ing the attention of researchers because physical quantum
computers are prone to noise errors [15] [16] [18]. Recently,
researchers have implemented quantum logic gates and circuits
with the fault tolerant Clifford + T gate set due to its demon-
strated tolerance to noise errors [20] [21]. The quantum integer
multiplication circuit proposed in this work is comprised of
Not, Feynman and Toffoli gates exclusively. Table I illustrates
that the Feynman gate and the Not gate are in the set of gates
that make up the Clifford + T gate family. The Toffoli gate is
a 3 input, 3 output logic gate and has the mapping A,B,C
to A,B,A · B ⊕ C. In this work, we use the fault tolerant
implementation of the Toffoli gate designed in [21] shown in
figure 1.
B. Evaluation of Quantum Circuit Performance
Evaluating fault tolerant quantum circuit performance in
terms of T-count is of interest to researchers because the fault
tolerant implementation costs of the T gate is significantly
greater than the fault tolerant implementation costs of the other
Clifford + T gates [19] [22]. T-count is the total number of
T gates or Hermitian transposes of the T gate in a quantum
circuit. The Clifford + T implementation of the Toffoli gate
illustrated in figure 1 has a T-count of 7.
C. Shift and Add Multiplication Algorithm
Algorithms for the multiplication of integers in hardware
have drawn the interest of researchers. Researchers have
developed many multiplication algorithms such as shift and
add, Booth’s algorithm and Karatsuba’s algorithm. In this
work, we present a quantum implementation of the shift and
add multiplication algorithm optimized for T-count.
Consider the multiplication of two n bit numbers a and
b. At the end of computation, the shift and add multiplication
algorithm returns the product p of the multiplication of the two
numbers a and b. The steps of the shift and add multiplication
algorithm are illustrated for the multiplication of the number
a by the number b.
• Step 1: Assign the value 0 to the product p.
• Step 2: For i = 0 : 1 : n− 1:
Calculate p = p+ (a ∧ bi) · 2
i
• Step 3: Return product p
D. Related Work
The design of quantum integer multiplication circuits has re-
ceived notable attention in the literature. However, most works
target reversible computing and suffer from high garbage
output costs [24] [25] [26]. The works proposed in [23], [27],
[2] and [3] are appropriate for quantum computation. Papers
[23] and [27] present quantum multiplication circuits in the
quantum Fourier transform (QFT) domain. While garbage-
less in nature, these circuits have significant Clifford + T
gate costs [28]. The quantum integer multiplication circuits
presented in papers [2] and [3] require significantly fewer
quantum gates to realize and are garbage-less. The existing
quantum integer multiplication circuits are made using Not,
Square Root of Not, Feynman and Toffoli gates [2] [3] [1].
The Not and Feynman gates are members of the Clifford + T
gate family [20]. The Square Root of Not and Toffoli gates can
be realized with 7 and 15 Clifford + T gates respectively [21].
Further, in a recent work, a quantum integer multiplication
circuit design is proposed [1]. The design presented in [1]
consists of a new quantum AND circuit and quantum full adder
circuit. The quantum AND circuit and quantum full adder are
created with Feynman gates and square root of not gates. The
multiplication circuit itself is based on a two step algorithm: (i)
create all partial products with the quantum AND circuit and
(ii) combine all partial products with the quantum full adder.
To reduce circuit depth, the partial products are realized in
parallel. Further, to reduce the depth of the partial product
addition, a design methodology based on a partial product
addition tree is used. While the design in [1] is optimized in
terms of depth, this design suffers from significant ancillae and
garbage output costs. While the integer multiplication circuits
presented in papers [2], [3] and [1] are interesting designs,
these integer multipliers have significant gate overhead in
terms of T-count.
E. Methodology to Remove Garbage Outputs from Quantum
Integer Multiplication Circuit Designs
In section II-D we presented existing quantum integer
multiplication circuits that are garbageless in nature. However,
3|A〉
U
|A〉
|B〉 |B〉
|G〉 Garbage
|P 〉 |A · B〉
(a) After Step 1
|A〉
U
|A〉
|B〉 |B〉
|G〉 Garbage
|P 〉 • |A · B〉
|Y 〉 |A · B〉
(b) After Step 2
|A〉
U U−1
|A〉
|B〉 |B〉
|G〉 |G〉
|P 〉 • |P 〉
|Y 〉 |A · B〉
(c) After Step 3
Fig. 2: Generation of garbageless quantum multiplication
circuit: steps 1-3.
other recent works (such as the design in by Babu ([1])) that
show promise in the terms of T-count suffer from significant
ancillae and garbage output overhead. In order to be usable in
quantum computing, these designs must be made garbageless
in nature. We can apply the Bennett’s garbage removal scheme
to make such designs garbageless [29].
Consider the multiplication of n two bits numbers a and b
stored in quantum registers |A〉 and |B〉 by a design such as the
one in [1]. At the end of computation, the quantum registers
|A〉 and |B〉 will keep the values a and b respectively. The
product of a and b will appear on a quantum register |P 〉 that
is initialized with |Pi〉 = 0 for 0 ≤ i ≤ 2 ·n−1 . Further, there
will be an additional quantum register |G〉 that is initialized to
0. The quantum register |G〉, at the end of computation, will
hold the garbage outputs.
The Bennett’s garbage removal scheme removes the garbage
outputs by applying the logical reverse of the original design
to the quantum registers |A〉, |B〉, |P 〉 and |G〉. To preserve
the product of a and b, the contents of quantum register |P 〉
is copied to another quantum register |Y 〉 that is initialized
with |Yi〉 = 0 for 0 ≤ i ≤ 2 · n− 1. Therefore, at the end of
computation, the quantum registers |A〉 and |B〉 will keep the
values a and b respectively. At the end of computation, the
quantum register |P 〉 that originally stored the product will be
restored to the value 0. Finally, the quantum register |G〉 that
originally stored the garbage outputs will be restored to the
value 0 at the end of computation.
The steps of the Bennett’s garbage removal scheme are
explained below. The methodology is generic and can be used
on any quantum integer multiplication circuit that has garbage
outputs. An illustrative example of the methodology for a
generic multiplication circuits with garbage outputs is also
shown. Figure 2 illustrates steps 1 through 3. The generic
multiplication circuit and its logical reverse are labeled in
figure 2 with “U” and “U−1” respectively.
• Step 1: At quantum registers |A〉, |B〉, |P 〉 and |G〉
apply the quantum the multiplication circuit such that
the registers |A〉 and |B〉 will maintain the same value,
location |P 〉 will hold the product and location |G〉 will
contain the garbage outputs.
• Step 2: For i = 0 : 1 : 2 · n− 1
At locations |Pi〉 and |Yi〉 apply a Feynman gate such
that the location |Pi〉 will maintain the same value while
location |Yi〉 is transformed to the value in location |Pi〉.
• Step 3: At quantum registers |A〉, |B〉, |P 〉 and |G〉 apply
the logical reverse quantum the multiplication circuit such
that the registers |A〉 and |B〉 will maintain the same
value, location |P 〉 will be restored to the value 0 and
location |G〉 will be restored to the value 0.
This methodology, while able to remove garbage outputs
from a quantum multiplication designs such as the one in
[1], does add additional quantum gates and qubit costs. The
methodology will add 2 · n + 1 ancillae to the design and
increase the T-count by a factor of at least two.
III. DESIGN METHODOLOGY OF PROPOSED QUANTUM
CONDITIONAL ADDITION CIRCUIT WITH NO INPUT CARRY
We present the design of the proposed quantum conditional
addition (Ctrl-Add) circuit with no input carry. The design
has no garbage outputs. The proposed method improves the
T-count of the quantum Ctrl-Add circuit compared to existing
design approaches which have no garbage outputs. Consider
the conditional addition of two n-bit numbers ai and bi
stored at quantum registers |Ai〉 and |Bi〉 respectively (where
0 ≤ i ≤ n − 1). The addition of ai and bi is conditioned on
the value of the 1 bit number ctrl stored at quantum register
|Ctrl〉. Further, consider that quantum register locations |An〉
and |An+1〉 are initialized with z ∈ 0, 1. At the end of
the computation, the quantum register |Bi〉 will have the
value si while the quantum register |Ai〉 keeps the value ai.
The additional quantum register locations |An〉 that initially
stored the value z will have the value z ⊕ sn at the end of
computation. Thus, |An〉 will have the value sn when z = 0.
Further, the additional quantum register location |An+1〉 that
initially stored the value z will have the value z at the end of
computation. Here si is the sum bit and is defined as:
si =


ai ⊕ bi ⊕ ci if 0 ≤ i ≤ n− 1 and ctrl = 1
cn if i = n and ctrl = 1
bi if 0 ≤ i ≤ n− 1 and ctrl = 0
z if i = n and ctrl = 0
(1)
where ci is the carry bit and is defined as:
ci =
{
0 if i = 0
ai−1 · bi−1 ⊕ bi−1 · ci−1 ⊕ ai−1 · ci−1 if 1 ≤ i ≤ n
(2)
The proposed design methodology of generating the quan-
tum Ctrl-Add circuit with no input carry minimizes the
garbage outputs by using the strategy first reported in [30].
When ctrl = 1, the carry bits ci are produced based on the
inputs ai−1, bi−1 and the carry bit ci−1 from the previous
stage. All of the generated carry bits ci are stored on the
4quantum register |Ai〉 which initially was used to store ai
for 0 ≤ i ≤ n− 1. After the generated carry bits are used in
further computation, the quantum register |Ai〉 is restored to
the value ai while the quantum register |Bi〉 stores the sum
bit si for 0 ≤ i ≤ n− 1.
The proposed design methodology of generating the quan-
tum Ctrl-Add circuit with no input carry is explained below.
The proposed methodology is generic and can design a quan-
tum Ctrl-Add circuit with no input carry of any size. The steps
involved in the proposed methodology are presented for the
conditional addition of two n bit numbers ai and bi, where
0 ≤ i ≤ n− 1. An illustrative example of the generation of a
quantum Ctrl-Add circuit with no input carry that can perform
the conditional addition of two 4 bit numbers a = a0 · · · a3
and b = b0 · · · b3 is also shown. Steps 1 through 4 of the
methodology are shown in figure 3. Steps 5 through 7 of the
methodology are shown in figure 4.
A. Steps of Design Methodology
ctrl ctrl
b0 b0
a0 a0
b1 b1 ⊕ a1
a1 • a1
b2 b2 ⊕ a2
a2 • a2
b3 b3 ⊕ a3
a3 • a3
z z
z z
(a) After Step 1
ctrl • ctrl
b0 b0
a0 a0
b1 b1 ⊕ a1
a1 • • a1
b2 b2 ⊕ a2
a2 • • a2 ⊕ a1
b3 b3 ⊕ a3
a3 • • a3 ⊕ a2
z z ⊕ a3 · ctrl
z z
(b) After Step 2
ctrl • ctrl
b0 • b0
a0 • a0
b1 • b1 ⊕ a1
a1 • • • a1 ⊕ c1
b2 • b2 ⊕ a2
a2 • • • a2 ⊕ c2
b3 b3 ⊕ a3
a3 • • a3 ⊕ c3
z z ⊕ a3 · ctrl
z z
(c) After Step 3
ctrl • • • ctrl
b0 • s0
a0 • a0
b1 • b1 ⊕ a1
a1 • • • a1 ⊕ c1
b2 • b2 ⊕ a2
a2 • • • a2 ⊕ c2
b3 • • b3 ⊕ c3 · ctrl
a3 • • • • • a3 ⊕ c3
z z ⊕ s4 · ctrl
z • z
(d) After Step 4
Fig. 3: Generation of a 4-qubit quantum Ctrl-Add circuit with
no input carry: steps 1-4.
• Step 1: For i = 1 : 1 : n− 1
At each pair of quantum register locations |Ai〉 and
|Bi〉 apply a Feynman gate such that the location |Ai〉
will maintain the same value, while location |Bi〉 is
transformed to |Ai ⊕Bi〉.
• Step 2: Step 2 has the following two sub-steps:
– Step 1: At quantum register locations |Ctrl〉, |An−1〉
and |An〉 apply a Toffoli gate such that the locations
|Ctrl〉, |An−1〉 and |An〉 are passed to the inputs
A,B,C respectively, of the Toffoli gate.
– Step 2: For i = n− 2 : −1 : 1
At each pair of quantum register locations |Ai〉 and
|Ai+1〉 apply a Feynman gate such that the location
|Ai〉 will maintain the same value while the location
|Ai+1〉 is transformed to |Ai ⊕Ai+1〉.
• Step 3: For i = 0 : 1 : n− 2
At quantum register locations |Bi〉, |Ai〉 and |Ai+1〉 apply
a Toffoli gate such that |Bi〉 and |Ai〉 and |Ai+1〉 are
passed to the inputs A,B,C respectively, of the Toffoli
gate.
• Step 4: Step 4 has the following four sub-steps:
– Step 1: At quantum register locations
|Bn−1〉, |An−1〉 and |An+1〉 apply a Toffoli
gate such that the locations |Bn−1〉, |An−1〉 and
|An+1〉 are passed to the inputs A,B,C respectively,
of the Toffoli gate.
– Step 2: At quantum register locations |Ctrl〉, |An+1〉
and |An〉 apply a Toffoli gate such that the locations
|Ctrl〉, |An+1〉 and |An〉 are passed to the inputs
A,B,C respectively, of the Toffoli gate.
– Step 3: At quantum register locations
|Bn−1〉, |An−1〉 and |An+1〉 apply a Toffoli
gate such that the locations |Bn−1〉, |An−1〉 and
|An+1〉 are passed to the inputs A,B,C respectively,
of the Toffoli gate.
– Step 4: At quantum register locations |Ctrl〉, |An−1〉
and |Bn−1〉 apply a Toffoli gate such that the loca-
tions |Ctrl〉, |An−1〉 and |Bn−1〉 are passed to the
inputs A,B,C respectively, of the Toffoli gate.
• Step 5: For i = n− 2 : −1 : 0. Step 5 has the following
two sub-steps:
– Step 1: At quantum register locations |Bi〉, |Ai〉 and
|Ai+1〉 apply a Toffoli gate such that the loca-
tions |Bi〉, |Ai〉 and |Ai+1〉 are passed to the inputs
A,B,C respectively, of the Toffoli gate.
– Step 2: At quantum register locations |Ctrl〉, |Ai〉
and |Bi〉 apply a Toffoli gate such that the loca-
tions |Ctrl〉, |Ai〉 and |Bi〉 are passed to the inputs
A,B,C respectively, of the Toffoli gate.
• Step 6: For i = 1 : 1 : n− 2
At each pair of quantum register locations |Ai〉 and
|Ai+1〉 apply a Feynman gate such that the location |Ai〉
will maintain the same value while the location |Ai+1〉
is transformed to |Ai ⊕Ai+1〉.
• Step 7: For i = 1 : 1 : n− 1
At each pair of quantum register locations |Ai〉 and
|Bi〉 apply a Feynman gate such that the location |Ai〉
will maintain the same value, while location |Bi〉 is
transformed to |Ai ⊕Bi〉.
5ctrl • • • • • • ctrl
b0 • • s0
a0 • • • a0
b1 • • b1 ⊕ c1 · ctrl
a1 • • • • • a1
b2 • • b2 ⊕ c2 · ctrl
a2 • • • • • a2 ⊕ a1
b3 • • b3 ⊕ c3 · ctrl
a3 • • • • • a3 ⊕ a2
z z ⊕ s4 · ctrl
z • z
(a) After Step 5
ctrl • • • • • • ctrl
b0 • • s0
a0 • • • a0
b1 • • b1 ⊕ c1 · ctrl
a1 • • • • • • a1
b2 • • b2 ⊕ c2 · ctrl
a2 • • • • • • a2
b3 • • b3 ⊕ c3 · ctrl
a3 • • • • • a3
z z ⊕ s4 · ctrl
z • z
(b) After Step 6
ctrl • • • • • • ctrl
b0 • • s0
a0 • • • a0
b1 • • s1
a1 • • • • • • • a1
b2 • • s2
a2 • • • • • • • a2
b3 • • s3
a3 • • • • • • a3
z z ⊕ s4 · ctrl
z • z
(c) After Step 7
Fig. 4: Generation of a 4-qubit quantum Ctrl-Add circuit with
no input carry: steps 5-7.
Theorem: Let a and b be two n bit binary numbers
represented as ai and bi, ctrl ∈ 0, 1 be a 1-bit input and
z ∈ 0, 1 is another 1-bit input, where 0 ≤ i ≤ n − 1, then
the proposed design methodology results in a quantum Ctrl-
Add circuit with no input carry that functions correctly. The
proposed design methodology designs a n-bit Ctrl-Add circuit
that produces the sum output si at the quantum register where
bi is stored, while it restores the quantum register where ai
is initially stored to the value ai for 0 ≤ i ≤ n− 1. Further,
the additional quantum register locations |An〉 and |An+1〉
where z is initially stored will have the values z ⊕ sn and z
respectively.
Proof: The proposed design methodology will make the
following changes to the inputs. An example of the transforma-
tion of the inputs states after Steps 1 through 4 is illustrated for
a 4-bit quantum Ctrl-Add circuit with no input carry in figure
3. An example of the transformation of the inputs states after
Steps 5 through 7 is illustrated for a 4-bit quantum Ctrl-Add
circuit with no input carry in figure 4
• Step 1: Step 1 of the proposed design methodology
transforms the input states to:
|b0〉|a0〉
(
n−1⊕
i=1
|bi ⊕ ai〉|ai〉
)
|z〉|z〉 (3)
• Step 2: Step 2 of the proposed design methodology
transforms the input states |ai〉 and |bi〉 for 0 ≤ i ≤ n−1
to:
|b0〉|a0〉|b1 ⊕ a1〉|a1〉
(
n−1⊕
i=2
|bi ⊕ ai〉|ai ⊕ ai−1〉
)
(4)
Step 2 of the proposed design methodology transforms
the remaining input states |an〉, |an+1〉 to:
|z ⊕ an−1 · ctrl〉|z〉 (5)
• Step 3: Step 3 has n − 1 Toffoli gates. The first Toffoli
gate takes b0, a0 and a1 as inputs and produces the
output as b0, a0 and a1 ⊕ c1 where c1 represents the
generated output carry after the addition of b0 and a0.
The remaining n − 2 Toffoli gates take ai ⊕ bi, ai ⊕ ci
and ai⊕ai+1 as inputs and produces the outputs as ai⊕bi,
ai ⊕ ci and ai+1 ⊕ ci+1. Thus, after Step 3, input states
are transformed to:
|b0〉|a0〉
(
n−1⊕
i=1
|bi ⊕ ai〉|ai ⊕ ci〉
)
|z ⊕ an−1 · ctrl〉|z〉
(6)
• Step 4:
Step 4 has four Toffoli gates. The first Toffoli gate takes
an−1⊕bn−1, cn−1⊕an−1 and z as inputs to produce the
outputs as an−1⊕bn−1, cn−1⊕an−1 and z⊕(abc+abc)
where a, b and c are the compliments of a, b and c. The
third output of the Toffoli gate is z⊕ (abc+abc) because
the gate realizes A·B⊕C where A,B and C are inputs to
the Toffoli gate. Thus, the Toffoli gate will have the third
input as z⊕ (an−1⊕ bn−1) · (cn−1⊕an−1) = z⊕ (abc+
abc). The second Toffoli gate takes ctrl, z⊕ (abc+ abc)
and z ⊕ an−1 · ctrl is inputs to produce the outputs as
ctrl, z⊕ (abc+ abc) and z⊕ cn · ctrl. Note that z⊕ cn ·
ctrl = z ⊕ sn. The third Toffoli gate takes an−1 ⊕ bn−1,
cn−1 ⊕ an−1 and z ⊕ (abc + abc) as inputs to produce
the outputs as an−1 ⊕ bn−1, cn−1 ⊕ an−1 and z. The
fourth Toffoli gates takes the inputs ctrl, an−1⊕cn−1 and
an−1⊕ bn−1 to produce the outputs as ctrl, an−1⊕ cn−1
and bn−1⊕ cn−1 · ctrl. Thus, Step 4 transforms the input
states |ai〉 and |bi〉 for 0 ≤ i ≤ n− 2 to:
|s0〉|a0〉
(
n−2⊕
i=1
|bi ⊕ ai〉|ai ⊕ ci〉
)
(7)
Step 4 transforms the remaining input states
|an−1〉, |bn−1〉, |an〉, |an+1〉 to:
|bn−1 ⊕ cn−1 · ctrl〉|an−1 ⊕ cn−i〉|z ⊕ sn〉|z〉 (8)
6• Step 5:
Step 5 has 2 · n − 2 Toffoli gates. The transformations
performed by the first 2 ·n−4 Toffoli gates are illustrated
below:
For i = n− 1 : 1 : 2: Toffoli gate 2 · i takes bi−1⊕ ai−1,
ci−1 ⊕ ai−1 and ci ⊕ ai as inputs to produce the outputs
as bi−1 ⊕ ai−1, ci−1 ⊕ ai−1 and ai ⊕ ai−1. Toffoli gate
2 · i− 1 takes ctrl, ci−1⊕ai−1 and bi−1⊕ai−1 as inputs
to produce the outputs as ctrl, ci−1 ⊕ ai−1 and bi−1 ⊕
ci−1 · ctrl.
Toffoli gate 2 ·n−3 takes b0, a0 and c1⊕a1 as inputs to
produce the outputs as b0, a0 and a1. Toffoli gate 2 ·n−2
takes ctrl, a0 and b0 as inputs to produce the outputs as
ctrl, a0 and s0. Thus, Step 5 transforms the input states
|ai〉 and |bi〉 for i = 0 and i = 1 to:
|s0〉|a0〉|b1 ⊕ c1 · ctrl〉|a1〉 (9)
Step 5 transforms the input states |aj〉 and |bi〉 for 2 ≤
j ≤ n+ 1 and 2 ≤ i ≤ n− 1 to:(
n−1⊕
i=2
|bi ⊕ ci · ctrl〉|ai ⊕ ai−1〉
)
|z ⊕ sn〉|z〉 (10)
• Step 6:
Step 6 of the proposed design methodology transforms
the input states to:
|s0〉|a0〉
(
n−1⊕
i=1
|bi ⊕ ci · ctrl〉|ai〉
)
|z ⊕ sn〉|z〉 (11)
• Step 7:
Step 7 of the proposed design methodology transforms
that the input states to:(
n−1⊕
i=0
|si〉|ai〉
)
|z ⊕ sn〉|z〉 (12)
Thus, the proposed design methodology transforms the
quantum register where bi is initially stored to the sum si,
while the quantum register where ai is originally stored will
be restored to the value ai. The additional quantum register
locations |An〉 and |An+1〉 where z is initially stored will
have z ⊕ sn and z respectively. Hence, the proposed design
methodology generates a quantum Ctrl-Add circuit with no
input carry that is functionally correct.
B. Cost Analysis
TABLE II: Comparison of quantum Ctrl-Add circuits
1 2 Proposed
T-count 56 · n 28 · n+ 7 21 · n+ 14
qubits 2 · n+ 1 2 · n+ 1 2 · n+ 1
ancillae 2 2 2
1 is the design by Lin et. al. [2]
2 is the design by Jayashree et. al.[3]
TABLE III: T-count comparison of quantum Ctrl-Add circuits
qubits 1 2 Proposed % Impr. % Impr.
w.r.t. 1 w.r.t. 2
4 224 119 98 56.25 17.65
8 448 231 182 59.38 21.21
16 896 455 350 60.94 23.08
32 1792 903 686 61.72 24.03
64 3584 1799 1358 62.11 24.51
128 7168 3591 2702 62.30 24.76
256 14336 7175 5390 62.40 24.88
512 28672 14343 10766 62.45 24.94
1024 57344 28679 21518 62.48 24.97
2048 114688 57351 43022 62.49 24.98
Average: 61.25 23.50
1 is the design by Lin et. al. [2]
2 is the design by Jayashree et. al.[3]
The T-count of the proposed quantum Ctrl-Add circuit with
no input carry is illustrated shortly for each step of the
proposed design methodology. We calculate total T-count for
the proposed quantum Ctrl-Add circuit with no input carry by
summing the T-count for each step of the proposed design
methodology.
• Step 1:
– The T-count for this Step is 0.
• Step 2:
– The T-count for this step is 7.
• Step 3:
– The T-count for this Step is 7 · (n− 1).
• Step 4:
– The T-count for this Step is 28.
• Step 5:
– The T-count for this Step is 14 · (n− 1).
• Step 6:
– The T-count for this Step is 0.
• Step 7:
– The T-count for this Step is 0.
Thus, the total T-count of an n bit proposed quantum Ctrl-
Add circuit with no input carry is given as:
7 + 7 · (n− 1) + 28 + 14 · (n− 1) = 21 · n+ 14 (13)
A comparison of the proposed quantum Ctrl-Add circuit
with no input carry with existing designs is illustrated in table
II which shows that the proposed design has a lower T-count
compared to existing designs. Table II illustrates that the order
of growth of the T-count for the proposed quantum Ctrl-Add
circuit with no input carry is linear. Thus, the T-count is O(n).
Further, table II shows that the savings in the T-count of the
proposed design does not come at the cost of additional qubits.
Also, table II illustrates that the order of growth of the qubit
cost for the proposed quantum Ctrl-Add circuit with no input
carry is linear. Thus, the qubit cost is O(n).
Table III shows the comparison in terms of the T-count
and shows that the proposed quantum Ctrl-Add circuit with
no input carry achieves improvement ratios ranging from
756.25% to 62.30% and 17.65% to 24.76% compared to the
designs presented in Lin et. al. ([2]) and Jayashree et. al. ([3])
respectively.
IV. DESIGN OF PROPOSED QUANTUM INTEGER
MULTIPLICATION CIRCUIT
|Ctrl〉 • |Ctrl〉
|A0:n−1〉 • |A0:n−1〉
|B0〉
T
o
ff
o
li
s
|B0 ⊕ A0 · Ctrl〉
|B1〉 |B1 ⊕ A1 · Ctrl〉
.
.
.
.
.
.
|Bn−2〉 |Bn−2 ⊕ An−2 · Ctrl〉
|Bn−1〉 |Bn−1 ⊕ An−1 · Ctrl〉
(a) Toffoli Gate Array
|Ctrl〉 • |Ctrl〉
|A0:n−1〉 • |A0:n−1〉
|B0〉
C
tr
l-
A
d
d
|S0〉
|B1〉 |S1〉
.
.
.
.
.
.
|Bn−2〉 |Sn−2〉
|Bn−1〉 |Sn−1〉
|0〉 |Sn〉
(b) Proposed quantum Ctrl-
Add circuit with no input
carry
Fig. 5: Graphical representation of components used in the
proposed quantum integer multiplication circuit.
The proposed quantum integer multiplication circuit is
designed without garbage outputs and with a lower T-count
compared to the existing design approaches which have no
garbage outputs. The quantum integer multiplication circuit
is based on the proposed quantum Ctrl-Add circuit with no
input carry and the Toffoli gate array. Figure 5 shows the
graphical representation of components used in the quantum
integer multiplication circuit.
Consider the multiplication of n two bit numbers a and b
stored in quantum registers |A〉 and |B〉 respectively. Further,
consider a quantum register |P 〉 where each qubit |Pi〉 where
0 ≤ i ≤ 2 · n is initialized with z = 0. At the end of
the computation, the quantum registers |A〉 and |B〉 keep the
values respectively. Further, at the end of computation, the
quantum register |Pi〉 that initially stored instances of the value
z will have the value pi for 0 ≤ i ≤ 2·n−1. Here, pi is the ith
bit of the product of a and b. The quantum register location
|P2·n〉 is restored to the value 0 at the end of computation.
The proposed design methodology reduces the T-count by
using the proposed quantum Ctrl-Add circuit with no input
carry designed in section III. Further, the proposed design
methodology selectively replaces instances of the quantum
Ctrl-Add circuit with no input carry with a Toffoli gate array
at the appropriate places.
The proposed design methodology of generating the quan-
tum integer multiplication circuit is explained below. The
proposed methodology is generic and can design a quantum
integer multiplication circuit of any size. The steps involved
in the proposed methodology are presented for the conditional
addition of two n bit numbers ai and bi, where 0 ≤ i ≤ n−1.
An illustrative example of the generation of a quantum integer
multiplication circuit that can perform the multiplication of
two 4 bit numbers a = a0 · · · a3 and b = b0 · · · b3 is
shown in figure 6. The quantum circuit after each Step of
the methodology is shown in figure 6.
A. Steps of Design Methodology
• Step 1: For i = 0 : 1 : n− 1
At locations |B0〉,|Ai〉 and |Pi〉 apply a Toffoli gate such
that the locations |B0〉 and |Ai〉 will maintain the same
value while location |Pi〉 transforms to the value b0 · ai.
• Step 2: Step 2 has the following three sub-steps
– Step 1: For i = 1 : 1 : n
Apply the pair of locations |Ai−1〉 and |Pi〉 to a
quantum Ctrl-Add circuit with no input carry such
that the location |Ai−1〉 will maintain the same value
while location |Pi〉 transforms to the sum bit si−1.
– Step 2: Apply location |B1〉 to the quantum Ctrl-Add
circuit such that the operation of the Ctrl-Add circuit
will be conditioned on the value of |B1〉.
– Step 3: Apply locations |Pn+1〉 and |Pn+2〉 to the
quantum Ctrl-Add circuit such that location |Pn+1〉
transforms to the sum bit sn and location |Pn+2〉 will
maintain the same value at the end of computation.
• Step 3: Step 3 is repeated n − 2 times. For j = 2 : 1 :
n− 1: This Step has the following three sub-steps
– Step 1: For i = 0 : 1 : n− 1
Apply the pair of locations |Ai〉 and |Pi+j〉 to a
quantum Ctrl-Add circuit with no input carry such
that the location |Ai〉 will maintain the same value
while location |Pi+j〉 transforms to the sum bit si.
– Step 2: Apply location |Bj〉 to the quantum Ctrl-Add
circuit such that the operation of the Ctrl-Add circuit
will be conditioned on the value of |Bj〉.
– Step 3: Apply locations |Pn+j〉 and |Pn+j+1〉 to the
quantum Ctrl-Add circuit such that location |Pn+j〉
transforms to the sum bit sn and location |Pn+j+1〉
will maintain the same value at the end of computa-
tion.
Theorem: Let a and b be two n bit binary numbers
represented as ai and bi and p is another 2 · n bit binary
number represented as pi and pi = 0, then the proposed design
methodology results in a quantum integer multiplication circuit
that functions correctly. The proposed design methodology
designs an n bit multiplication circuit that that produces the
product output at the quantum register where pi is initially
stored while the locations where a and b are initially stored
are restored to the values a and b respectively.
Proof: The proposed design methodology will make the
following changes on the inputs. For illustrative purposes, the
transformation of the input states for a four bit quantum integer
multiplication circuit after each Step is shown in figure 6.:
• Step 1: Step 1 of the proposed methodology transforms
the input states to:
(
n−1⊗
i=0
|Ai〉
)(
n−1⊗
i=0
|Bi〉
)(
n−1⊗
i=0
|B0 ·Ai〉
)(
2·n⊗
i=n
|0〉
)
(14)
• Step 2: Step 2 has a Ctrl-Add circuit with no input carry
which takes the inputs ai and pi+1 for 0 ≤ i ≤ n − 1
and the input b1. At the end of computation the locations
pi+1 will have the value si for 0 ≤ i ≤ n − 1. Further,
8|B0〉 • |B0〉
|B1〉 |B1〉
|B2〉 |B2〉
|B3〉 |B3〉
|A3:0〉 • |A3:0〉
|0〉
T
o
ff
o
li
s
|P0〉
|0〉 |B0 · A1〉
|0〉 |B0 · A2〉
|0〉 |B0 · A3〉
|0〉 |0〉
|0〉 |0〉
|0〉 |0〉
|0〉 |0〉
|0〉 |0〉
(a) After Step 1
|B0〉 • |B0〉
|B1〉 • |B1〉
|B2〉 |B2〉
|B3〉 |B3〉
|A3:0〉 • • |A3:0〉
|0〉
T
o
ff
o
li
s
|P0〉
|0〉
C
tr
l-
A
d
d
|P1〉
|0〉 |S1〉
|0〉 |S2〉
|0〉 |S3〉
|0〉 |S4〉
|0〉 |0〉
|0〉 |0〉
|0〉 |0〉
(b) After Step 2
|B0〉 • |B0〉
|B1〉 • |B1〉
|B2〉 • |B2〉
|B3〉 |B3〉
|A3:0〉 • • • |A3:0〉
|0〉
T
o
ff
o
li
s
|P0〉
|0〉
C
tr
l-
A
d
d
|P1〉
|0〉
C
tr
l-
A
d
d
|P2〉
|0〉 |S1〉
|0〉 |S2〉
|0〉 |S3〉
|0〉 |S4〉
|0〉 |0〉
|0〉 |0〉
(c) After First Iteration of Step 3
|B0〉 • |B0〉
|B1〉 • |B1〉
|B2〉 • |B2〉
|B3〉 • |B3〉
|A3:0〉 • • • • |A3:0〉
|0〉
T
o
ff
o
li
s
|P0〉
|0〉
C
tr
l-
A
d
d
|P1〉
|0〉
C
tr
l-
A
d
d
|P2〉
|0〉
C
tr
l-
A
d
d
|P3〉
|0〉 |P4〉
|0〉 |P5〉
|0〉 |P6〉
|0〉 |P7〉
|0〉 |0〉
(d) After Second and Final
Iteration of Step 3
Fig. 6: Circuit Generation of quantum 4 bit integer multiplication circuit. Steps 1-2 and all iterations of step 3.
at the end of computation the locations which originally
stored b1 and ai are restored to the values b1 and ai,
respectively where 0 ≤ i ≤ n− 1. Thus, after Step 2 the
input states are transformed to:
(
n−1⊗
i=0
|Ai〉
)(
n−1⊗
i=0
|Bi〉
)
|p0〉
(
n+1⊗
i=1
|si−1〉
)(
2·n⊗
i=n+2
|0〉
)
(15)
• Step 3: Step 3 is repeated a total of n− 2 times.
– For Iteration one of Step 3, a quantum Ctrl-Add
circuit with no input carry takes the inputs as ai and
pi+2 for 0 ≤ i ≤ n−1 and the input b2. At the end of
computation the locations pi+2 will have the value si
for 0 ≤ i ≤ n−1. Further, at the end of computation
the locations which originally stored b2 and ai are
restored to the values b2 and ai, respectively where
0 ≤ i ≤ n − 1. Thus, after Iteration one of Step 3
the input states are transformed to:
(
n−1⊗
i=0
|Ai〉
)(
n−1⊗
i=0
|Bi〉
)
|p0〉|p1〉
(
n+2⊗
i=2
|si−2〉
)(
2·n⊗
i=n+3
|0〉
)
(16)
– For Iteration j of Step 3 where 2 ≤ j ≤ n − 3, a
quantum Ctrl-Add circuit with no input carry takes
the inputs as ai and pi+1+j for 0 ≤ i ≤ n − 1
and the input b1+j . At the end of computation the
locations pi+1+j will have the value si for 0 ≤ i ≤
n−1. Further, at the end of computation the locations
which originally stored b1+j and ai are restored to
the values b1+j and ai, respectively, where 0 ≤ i ≤
n−1. Thus, after Iteration j of Step 3 the input states
|Ai〉 and |Bi〉 for 0 ≤ i ≤ n− 1 are transformed to:(
n−1⊗
i=0
|Ai〉
)(
n−1⊗
i=0
|Bi〉
)
(17)
After Iteration j of Step 3 the input states |Pi〉 for
0 ≤ i ≤ 2 · n is transformed to:
(
j⊗
i=0
|Pi〉
)
j+1+n⊗
i=j+1
|si−j−1〉



 2·n⊗
i=j+n+2
|0〉

 (18)
– For Iteration n − 2 of Step 3, a quantum Ctrl-Add
circuit with no input carry takes the inputs as ai and
pi+(n−2) for 0 ≤ i ≤ n−1 and the input bn−1. At the
end of computation the locations pi+(n−2) will have
the value si for 0 ≤ i ≤ n − 1. Further, at the end
of computation the locations which originally stored
bn−1 and ai are restored to the values bn−1 and ai,
respectively, where 0 ≤ i ≤ n− 1.
(
n−1⊗
i=0
|Ai〉
)(
n−1⊗
i=0
|Bi〉
)(
2·n−1⊗
i=0
|Pi〉
)
|0〉 (19)
Thus, the proposed design methodology transforms the
quantum register |Pi〉 that originally stored 0 to the product
of a and b for 0 ≤ i ≤ 2 · n− 1 while the quantum registers
|A〉 and |B〉 where a and b are initially stored, respectively,
will be restored to the values a and b, respectively. Further, the
quantum register location |P2·n〉 where 0 was stored initially
is restored to the value 0. This proves to the correctness
of the proposed methodology to design a quantum integer
multiplication circuit.
B. T-count Analysis
The T-count of the proposed quantum integer multiplication
circuit is illustrated shortly for each step of the proposed de-
sign methodology. We calculate total T-count for the proposed
quantum integer multiplication circuit by summing the T-count
for each step of the proposed design methodology.
9TABLE IV: Comparison of quantum integer multiplication circuits
1 2 3 Proposed
T-count 56 · n2 28 · n2 + 7 · n 42 · n2 − 42 · n+ 48 21 · n2 − 14
qubits 5 · n+ 1 4 · n+ 1 NA 4 · n+ 1
ancillae 3 · n+ 1 2 · n+ 1 NA 2 · n+ 1
1 is the design by Lin et. al. [2]
2 is the design by Jayashree et. al. [3]
3 is the design by Babu [1] modified to remove garbage output.
Table entries are marked NA where a closed-form expression is not available for the design by Babu [1].
TABLE V: T-count comparison of quantum integer multiplication circuits
qubits 1 2 3 Proposed % Impr. % Impr. % Impr.
w.r.t. 1 w.r.t. 2 w.r.t. 3
4 896 476 528 322 64.06 32.35 39.02
8 3584 1848 2352 1330 62.89 28.03 43.45
16 14336 7280 10032 5362 62.60 26.35 46.55
32 57344 28896 41520 21490 62.52 25.63 48.24
64 229376 115136 169008 86002 62.51 25.30 49.11
128 917504 459648 682032 344050 62.50 25.15 49.56
256 3670016 1836800 2740272 1376242 62.50 25.07 49.78
512 14680064 7343616 10985520 5505010 62.50 25.04 49.89
1024 58720256 29367296 43991088 22020082 62.50 25.02 49.94
2048 234881024 117454848 176062512 88080370 62.50 25.01 49.97
Average: 62.71 26.30 47.55
1 is the design by Lin et. al. [2]
2 is the design by Jayashree et. al. [3]
3 is the design by Babu [1] modified to remove garbage output.
• Step 1:
– The T-count for this Step is 7 · n.
• Step 2:
– The T-count for this Step is 28 · n+ 14.
• Step 3: Step 3 is repeated n−2 times. For i = 0 : 1 : n−2:
– The T-count for the ith iteration of this Step is 28 ·
n+ 14.
Therefore, the total T-count of the proposed quantum integer
multiplication circuit is 21 · n2 − 14.
A comparison of the proposed quantum integer multipli-
cation circuit with existing designs is illustrated in table IV
which shows that the proposed design has a lower T-count
compared to existing designs. To compare the proposed work
against the recent quantum integer multiplication circuit design
presented by Babu [1], we implemented the design using
the fault tolerant Clifford + T gate family. We used the
Clifford + T implementation of the square root of not gate
presented in [21] in the implementation of the design by Babu.
The implementation in [21] requires three T gates and four
Clifford gates. We also made the quantum integer multipli-
cation circuit designed by Babu garbageless by applying the
Bennett’s garbage removal scheme described in section II-D .
Consequently, the garbageless form of the quantum circuit by
Babu requires 2 · n+ 1 additional qubits and sees an increase
in the T-count by a factor of 2x.
Table IV illustrates that the order of growth of the T-
count for the proposed quantum integer multiplication circuit
is quadratic. Thus, the T-count is O(n2). Table IV shows
that the proposed design has a low overall qubit cost. Table
IV illustrates that the order of growth of the qubits for the
proposed quantum integer multiplication circuit is linear. Thus,
the qubit cost is O(n).
TABLE VI: Comparison between the design by Babu [1] and
the proposed work in terms of ancillae
qubits 1 Proposed % Impr.
w.r.t. 1
4 18 9 50.00
8 57 17 70.18
16 178 33 81.46
32 608 65 89.31
64 2210 129 94.16
128 8368 257 96.93
Average: 80.34
1 is the design by Babu [1] modified to
remove garbage output
The designs by Lin et. al. and Jayashree et. al. are not
compared because the ancillae for these designs is
nearly the same as the proposed work.
Table V shows the comparison in terms of T-count which
shows that the proposed design methodology achieves im-
provement ratios ranging from 39.02% to 49.56%, 62.50%
to 64.06% and 25.15% to 32.35% compared to the designs
presented by Babu ([1]), Lin et. al. ([2]) and Jayashree et.
al.([3]). Table VI shows the comparison in terms of ancillae
which shows that the proposed design methodology achieves
improvement ratios ranging from 50.00% to 96.93% compared
to the recently proposed design by Babu ([1]). Table VII shows
the comparison in terms of total qubits and shows that the
proposed design methodology achieves improvement ratios
ranging from 59.52% to 94.22% compared to the recently
proposed design by Babu ([1]). We calculated total qubits by
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summing the garbage outputs, qubits holding the product and
qubits of the inputs.
TABLE VII: Comparison between the design by Babu [1] and
the proposed work in terms of total qubits
qubits 1 Proposed % Impr.
w.r.t. 1
4 42 17 59.52
8 90 33 63.33
16 243 65 73.25
32 737 129 82.50
64 2467 257 89.58
128 8881 513 94.22
Average: 77.07
1 is the design by Babu [1] modified to
remove garbage output
total qubits is the sum of the garbage outputs, qubits
for the product and the qubits of the inputs
The designs by Lin et. al. and Jayashree et. al. are not
compared because the total qubits for these designs is
nearly the same as the proposed work.
V. CONCLUSIONS
In this work, we have presented the design of a quantum
integer multiplication circuit optimized in terms of T-count
with 4 · n + 1 qubits. Further, the proposed quantum inte-
ger multiplication circuit does not produce garbage outputs.
The design of subcomponents used in the proposed quantum
integer multiplication circuit such as the proposed quantum
conditional addition circuit with no input carry are also il-
lustrated. The proposed quantum integer multiplication circuit
is shown to be superior to the existing designs in terms of T-
count. All of the proposed designs in this work are functionally
verified by formal proof and Verilog simulation. We conclude
that the proposed quantum integer multiplication circuit will
find applications in quantum computing that requires integer
multiplication where T-count is of primary concern.
REFERENCES
[1] H. M. H. Babu, “Cost-efficient design of a quantum multiplier–
accumulator unit,” Quantum Information Processing, vol. 16, no. 1,
p. 30, 2016. [Online]. Available: http://dx.doi.org/10.1007/s11128-016-
1455-0
[2] C.-C. Lin, A. Chakrabarti, and N. K. Jha, “Qlib: Quantum module
library,” J. Emerg. Technol. Comput. Syst., vol. 11, no. 1, pp. 7:1–7:20,
Oct. 2014. [Online]. Available: http://doi.acm.org/10.1145/2629430
[3] H. V. Jayashree, H. Thapliyal, H. R. Arabnia, and V. K. Agrawal,
“Ancilla-input and garbage-output optimized design of a reversible
quantum integer multiplier,” The Journal of Supercomputing,
vol. 72, no. 4, pp. 1477–1493, 2016. [Online]. Available:
http://dx.doi.org/10.1007/s11227-016-1676-0
[4] D. Cheung, D. Maslov, J. Mathew, and D. K. Pradhan, Theory of Quan-
tum Computation, Communication, and Cryptography: Third Workshop,
TQC 2008 Tokyo, Japan, January 30 - February 1, 2008. Revised
Selected Papers. Berlin, Heidelberg: Springer Berlin Heidelberg, 2008,
ch. On the Design and Optimization of a Quantum Polynomial-Time
Attack on Elliptic Curve Cryptography, pp. 96–104.
[5] S. Beauregard, “Circuit for Shor’s algorithm using 2n+3 gubits,” QUAN-
TUM INFORMATION & COMPUTATION, vol. 3, no. 2, pp. 175–185,
MAR 2003.
[6] A. Montanaro, “Quantum pattern matching fast on average,” ArXiv e-
prints, Aug. 2014.
[7] W. van Dam and I. E. Shparlinski, Classical and Quantum Algorithms
for Exponential Congruences. Berlin, Heidelberg: Springer Berlin
Heidelberg, 2008, pp. 1–10.
[8] J. Proos and C. Zalka, “Shor’s discrete logarithm quantum algorithm
for elliptic curves,” QUANTUM INFORMATION & COMPUTATION,
vol. 3, no. 4, pp. 317–344, JUL 2003.
[9] W. van Dam and G. Seroussi, “Efficient Quantum Algorithms for
Estimating Gauss Sums,” eprint arXiv:quant-ph/0207131, Jul. 2002.
[10] P. S. et. al., The Quipper System, 2016, available at:
http://www.mathstat.dal.ca/ selinger/quipper/doc/.
[11] D. W. et. al., Language-Integrated Quantum Operations:
LIQUi—¿, 2016, available at: https://www.microsoft.com/en-
us/research/project/language-integrated-quantum-operations-liqui/.
[12] D. Maslov, “Basic circuit compilation techniques for an ion-trap quan-
tum machine,” ArXiv e-prints, Mar. 2016.
[13] T. Ha¨ner, D. S. Steiger, K. Svore, and M. Troyer, “A Software Method-
ology for Compiling Quantum Programs,” ArXiv e-prints, Apr. 2016.
[14] E. Fredkin and T. Toffoli, “Conservative logic,” International Journal
of Theoretical Physics, vol. 21, no. 3, pp. 219–253, 1982. [Online].
Available: http://dx.doi.org/10.1007/BF01857727
[15] P. Webster, S. D. Bartlett, and D. Poulin, “Reducing the
overhead for quantum computation when noise is biased,” Phys.
Rev. A, vol. 92, p. 062309, Dec 2015. [Online]. Available:
http://link.aps.org/doi/10.1103/PhysRevA.92.062309
[16] X. Zhou, D. W. Leung, and I. L. Chuang, “Methodology for quantum
logic gate construction,” Phys. Rev. A, vol. 62, p. 052316, Oct 2000. [On-
line]. Available: http://link.aps.org/doi/10.1103/PhysRevA.62.052316
[17] A. Paler and S. J. Devitt, “An introduction into fault-tolerant quantum
computing,” in 2015 52nd ACM/EDAC/IEEE Design Automation Con-
ference (DAC), June 2015, pp. 1–6.
[18] I. Polian and A. G. Fowler, “Design automation challenges for scal-
able quantum architectures,” in 2015 52nd ACM/EDAC/IEEE Design
Automation Conference (DAC), June 2015, pp. 1–6.
[19] M. Amy, D. Maslov, and M. Mosca, “Polynomial-time t-depth optimiza-
tion of clifford+t circuits via matroid partitioning,” IEEE Transactions
on Computer-Aided Design of Integrated Circuits and Systems, vol. 33,
no. 10, pp. 1476–1489, Oct 2014.
[20] D. Miller, M. Soeken, and R. Drechsler, “Mapping ncv circuits to opti-
mized clifford+t circuits,” in Reversible Computation, ser. Lecture Notes
in Computer Science, S. Yamashita and S.-i. Minato, Eds. Springer
International Publishing, 2014, vol. 8507, pp. 163–175.
[21] M. Amy, D. Maslov, M. Mosca, and M. Roetteler, “A meet-in-the-
middle algorithm for fast synthesis of depth-optimal quantum circuits,”
IEEE Transactions on Computer-Aided Design of Integrated Circuits
and Systems, vol. 32, no. 6, pp. 818–830, June 2013.
[22] D. Gosset, V. Kliuchnikov, M. Mosca, and V. Russo, “An algorithm for
the t-count,” ArXiv e-prints, Aug. 2013.
[23] L. Ruiz-Perez and J. C. Garcia-Escartin, “Quantum arithmetic with the
Quantum Fourier Transform,” ArXiv e-prints, Nov. 2014.
[24] M. HAGHPARAST, M. MOHAMMADI, K. NAVI, and M. ESHGHI,
“Optimized reversible multiplier circuit,” Journal of Circuits, Systems
and Computers, vol. 18, no. 02, pp. 311–323, 2009. [Online]. Available:
http://www.worldscientific.com/doi/abs/10.1142/S0218126609005083
[25] E. P. A. Akbar, M. Haghparast, and K. Navi, “Novel design of a fast
reversible wallace sign multiplier circuit in nanotechnology,” Microelec-
tronics Journal, vol. 42, no. 8, pp. 973 – 981, 2011. [Online]. Available:
http://www.sciencedirect.com/science/article/pii/S0026269211001194
[26] L. Jamal, M. M. Rahman, and H. M. H. Babu, “An optimal design of a
fault tolerant reversible multiplier,” in SOC Conference (SOCC), 2013
IEEE 26th International, Sept 2013, pp. 37–42.
[27] G. Florio and D. Picca, “Quantum implementation of elementary arith-
metic operations,” eprint arXiv:quant-ph/0403048, Mar. 2004.
[28] V. Kliuchnikov, D. Maslov, and M. Mosca, “Fast and efficient exact
synthesis of single-qubit unitaries generated by clifford and t gates,”
Quantum Info. Comput., vol. 13, no. 7-8, pp. 607–630, Jul. 2013.
[Online]. Available: http://dl.acm.org/citation.cfm?id=2535649.2535653
[29] L. A. B. Kowada, R. Portugal, and C. M. H.
de Figueiredo, “Reversible karatsuba’s algorithm,” j-
jucs, vol. 12, no. 5, pp. 499–511, jun 2006, http :
//www.jucs.org/jucs 12 5/reversible karatsubas algorithm.
[30] H. Thapliyal and N. Ranganathan, “Design of efficient reversible
logic-based binary and bcd adder circuits,” J. Emerg. Technol. Comput.
Syst., vol. 9, no. 3, pp. 17:1–17:31, Oct. 2013. [Online]. Available:
http://doi.acm.org/10.1145/2491682
